

Title		
Size	Number	Revision
A4		
Date:	05.06.2019	Sheet of
File:	C:\vna\pga\pcb\project\ADC.SchDoc	Drawn By:

1

2

3

4

A

A

B

B


C

C

D

D

PRG_DIN
 PRG_CLK
 PRG_DONE
 PRG_PROG
 PRG_INIT




Title		
Size	Number	Revision
A4		
Date:	05.06.2019	Sheet of
File:	C:\vna\...\CONNECTOR.SchDoc	Drawn By:

1

2





3

4






PRG_CLK
PRG_DONE
PRG_PROG
PRG_INIT





JTAG_TDI
JTAG_TDO
JTAG_TCK
JTAG_TMS







Title		
Size	Number	Revision
A4		
Date:	05.06.2019	Sheet of
File:	C:\vna\...\FPGA_MISC.SchDoc	Drawn By:





Title		
Size	Number	Revision
A4		
Date:	05.06.2019	Sheet of
File:	C:\vna\fga\pcb\project\FTDI.SchDoc	Drawn By:






Title		
Size	Number	Revision
A4		
Date:	05.06.2019	Sheet of
File:	C:\vna\fga\pcb\project\GPIO.SchDoc	Drawn By:



Title		
Size A4	Number	Revision
Date: 05.06.2019	Sheet of	
File: C:\vna\fga\pcb\project\POWER.SchDoc Drawn By:		



Title		
Size	Number	Revision
A4		
Date:	05.06.2019	Sheet of
File:	C:\vna\fga\pcb\project\USB.SchDoc	Drawn By:



BOARD STACK REP